

# Application Manual

# Programmable Voltage Controlled Oscillator

# VG7050EAN

**SEIKO EPSON CORPORATION** 

#### **NOTICE**

- This material is subject to change without notice.
- Any part of this material may not be reproduced or duplicated in any form or any means without the written permission of Seiko Epson.
- The information about applied circuitry, software, usage, etc. written in this material is intended for reference only. Seiko Epson does not assume any liability for the occurrence of infringing on any patent or copyright of a third party. This material does not authorize the licensing for any patent or intellectual copyrights.
- When exporting the products or technology described in this material, you should comply with the
  applicable export control laws and regulations and follow the procedures required by such laws and
  regulations.
- You are requested not to use the products (and any technical information furnished, if any) for the
  development and/or manufacture of weapon of mass destruction or for other military purposes. You
  are also requested that you would not make the products available to any third party who may use
  the products for such prohibited purposes.
- These products are intended for general use in electronic equipment. When using them in specific applications that require extremely high reliability, such as the applications stated below, you must obtain permission from Seiko Epson in advance.
  - Space equipment (artificial satellites, rockets, etc.) / Transportation vehicles and related (automobiles, aircraft, trains, vessels, etc.) / Medical instruments to sustain life / Submarine transmitters / Power stations and related / Fire work equipment and security equipment / traffic control equipment / and others requiring equivalent reliability.
- All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective.

# **Table of Contents**

1. Overview	
2. Part Number	2
3. Block Diagram	3
4. Pin Assignments	4
4.1. Pin Assignments	
4.2. Pin Descriptions	4
5. Electrical Characteristics	5
5.1. Absolute Maximum Ratings	
5.2. DC Characteristics	
5.3. AC Characteristics	7
5.4. VCXO Control Voltage Input (V <sub>C</sub> )	11
5.5. LVPECL	12
5.6. Startup	14
6. Functions	15
6.1. Overview	15
6.2. Setting of the Kv	15
6.3. Setting of the Output Frequency	
6.3.1. Calculation of the Frequency Setting	
6.3.2. Reconfiguring Frequency Setting	
<b>6.4.</b> I <sup>2</sup> C interface	1 <b>0</b>
6.4.2. I <sup>2</sup> C Bus Protocols Supported by the VG7050EAN	
6.4.3. START Condition and STOP Condition	
6.4.4. Byte Format and ACK/NACK	
•	
7. Registers	
7.1. List of registers7.2. Product Code 0 Register	
7.3. Product Code 1 Register	
7.4. Revision Code Register	
7.5. ID Code 0 Register	
7.6. ID Code 1 Register	
7.7. ODIV Register	
7.8. NINT Register	
7.9. NFRAC Register	
7.10. PLL Control Register	25
7.11. KV Register	26
8. Dimensions	27
9. Device Marking	28
10. Soldering Pattern	29
11. Application Note	30

#### 1. Overview


Programmable Voltage Controlled Oscillator: VG7050EAN is a low jitter programmable VCXO at any frequency. VG7050EAN consists of VCXO, PLL and LVPECL output buffer. Its output frequency is programmable from 50 MHz to 800 MHz with almost 2 ppb resolution.

VCXO supplies stable reference clock to PLL with fundamental tone crystal. Kv of VCXO can be programmed via I<sup>2</sup>C interface.


PLL consists of a low jitter fractional-N PLL technology. The components for loop filter are embedded into IC, so no external component is needed.

- Programmable clock output frequency from 50 MHz to 800 MHz
- Frequency setting resolution is around 2 ppb
- Kv is programmable
- · Low jitter and high reliability clock source from the fundamental tone internal crystal
- · Low jitter and low noise PLL
- One power-up default frequency
- Factory preset device options
  - OE polarity
  - Output standby type: Hi-Z or OUT = "L", OUTN = "H"
  - I<sup>2</sup>C interface slave address
- Embedded resistors and capacitors for oscillator and loop filter for PLL
- I<sup>2</sup>C interface
- LVPECL output
- 8-pin ceramic 5 x 7 mm package
- 2.5 V or 3.3 V supply voltage modes
- -40 °C ~ +85 °C ambient operating temperature
- Pb-free / RoHS-compliant

#### 2. Part Number



# 3. Block Diagram




<sup>\*</sup> If OE pin is configured as active low, OE pin is pulled down to GND with internal pull down resistor.

Figure 3.1. VG7050EAN Block Diagram

# 4. Pin Assignments

### 4.1. Pin Assignments



### 4.2. Pin Descriptions

**Table 4.1 Pin Descriptions** 

No.	Pin Name	Туре	)	Function		
1	V <sub>C</sub>	Input	-	VCXO Control Voltage Input		
2	OE	Input	Pull-up/	Output Enable (Active High)		
				OE Input  "H" or Open  Outputs are enabled.  "L"  High-impedance state or  OUT = "L", OUTN = "H"		
			Pull-down	Output Enable (Active Low)		
				OE Input  "H"  High-impedance state  or  OUT = "L", OUTN = "H"  "L" or Open  Outputs are enabled.		
3	GND	Power	-	Negative Power Supply		
4	OUT	Output	-	Differential clock output. LVPECL interface levels.		
5	OUTN	Output	-			
6	V <sub>CC</sub>	Power	-	Positive Power Supply		
7	SDA <sup>*1</sup>	Input/Output	-	I <sup>2</sup> C Data Input/Output Input: LVCMOS interface levels, Output: Open drain		
8	SCL*1	Input	-	I <sup>2</sup> C Clock Input		
Note:	"Pull-up" or "F	Pull-down" refers	to VG7050E	AN internal input resistors.		

Note: "Pull-up" or "Pull-down" refers to VG7050EAN internal input resistors.

\*Note 1: External pull-up resistor to  $V_{\text{CC}}$  is necessary.

#### 5. Electrical Characteristics

## 5.1. Absolute Maximum Ratings

Item	Symbol	Condition	Min.	Тур.	Max.	Units
Supply voltage, V <sub>CC</sub>	Vcc	GND = 0 V	-0.3	-	4.0	V
Pull-up voltage	$V_{PU}$	SDA, SCL	-0.3	-	4.0	V
Input voltage 1	V <sub>in1</sub>	GND = 0 V, Input pins except to SDA and SCL	GND - 0.3	-	V <sub>CC</sub> + 0.3	٧
Input voltage 2	V <sub>in2</sub>	GND = 0 V, SDA, SCL	GND - 0.3	-	4.0	V
Storage temperature	Tstg	Store as bare product	-55	-	+125	°C
ESD sensitivity	ESD	НВМ	2000	-	-	V
		MM	200	1	-	

Note: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

These are stress ratings only. Functional operation of the device at these or any other conditions beyond those listed in the "DC characteristics" or "AC characteristics" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### 5.2. DC Characteristics

Table 5.1. Power Supply, Operating Temperature

GND = 0 V, Ta = -40 ~ +85 °C

Item	Symbol	Conditions	Min.	Тур.	Max.	Units
Positive supply voltage	Vcc	3.3 V option	2.970	3.3	3.630	V
		2.5 V option	2.375	2.5	2.625	
Positive supply current 1	I <sub>CC</sub>	OE = Enable, Outputs terminated wit	th 50 $\Omega$ to $V_{C}$	<sub>C</sub> – 2.0 V		
Output enable mode		3.3 V option	-	•	90	mA
		2.5 V option	-	•	90	
Positive supply current *1	I_dis	OE = Disable, Output standby type: Hi-Z				
Output disable mode		3.3 V option	-	•	40	mA
		2.5 V option	-	•	40	
		OE = Disable, Output standby type: I	Fix (OUT = "L	_", OUTN = "I	H")	
		3.3 V option	-	•	70	mA
		2.5 V option	-	•	70	
Operating temperature	Та	-	-40	-	+85	°C
Note 1: Guaranteed by des	sign, chara	cterization, and/or simulation only and	d not producti	on tested.		

# Table 5.2. Logic I/O

Item	Symbol	Conditions	Min.	Тур.	Max.	Units
Pull-up voltage	$V_{PU}$	SDA, SCL	V <sub>CC</sub> x 0.7	-	3.630	V
High level input voltage 1	V <sub>IH1</sub>	OE	V <sub>CC</sub> x 0.7	-	V <sub>CC</sub> + 0.3	V
High level input voltage 2	V <sub>IH2</sub>	SDA, SCL, Pull Up Voltage = V <sub>PU</sub>	V <sub>CC</sub> x 0.7	-	3.630	V
Low level input voltage	V <sub>IL</sub>	SDA, SCL, OE	-0.3	-	V <sub>CC</sub> x 0.3	٧
High level input current 1	I <sub>IH1</sub>	SDA, SCL, OE (Active High)	-	-	2	μΑ
High level input current 2	I <sub>IH2</sub>	V <sub>CC</sub> = 3.3 V ± 10%, OE (Active Low)	-	-	170	μΑ
		$V_{CC} = 2.5 \text{ V} \pm 5\%,$ OE (Active Low)	-	-	100	
Low level input current 1	I <sub>IL1</sub>	SDA, SCL	-2	-	-	μA
Low level input current 2	I <sub>IL2</sub>	$V_{CC} = 3.3 \text{ V} \pm 10\%,$ OE (Active High)	-70	-	-	μΑ
		$V_{CC} = 2.5 \text{ V} \pm 5\%,$ OE (Active High)	-35	-	-	
Low level output voltage	V <sub>OL</sub>	SDA, at 3 mA sink current	0	-	0.4	V
Low level output current	I <sub>OL</sub>	SDA, V <sub>OL</sub> = 0.4 V	3	-	-	mA
Pull-up resistor	Rup	OE (Active High)	-	85	-	kΩ
	R <sub>DOWN</sub>	OE (Active Low)	-	35	-	
Input Capacitance*1	C <sub>IN</sub>	OE, SDA, SCL - 5 - pF				
Note 1: Guaranteed by design	gn, charact	erization, and/or simulation only and	l not producti	on tested.		

VG7050EAN

#### 5.3. AC Characteristics

**Table 5.3. Output Frequency Characteristics** 


14	Cumphal	Ē		O1 2.0 V 1 V				
Item	Symbol		Conditi	ions	Min.	Тур.	Max.	Units
Output frequency	f <sub>O</sub>	Ol	JT, OUTN		50	-	800	MHz
Internal crystal frequency	f <sub>XTAL</sub>		-		-	114.144	-	MHz
Frequency reprogramming resolution	M <sub>RES</sub>		-		2.2	-	2.8	ppb
Frequency tolerance <sup>-1</sup>	f_tol	fre su	nis parameter inc equency toleranc pply voltage vari ars aging <sup>2</sup> at 25	e, temperature, iation and 10	-50	-	+50	10 <sup>-6</sup>
Delta frequency for continuous output*1	-		om Center Frequifined by setting		-500	-	+500	10 <sup>-6</sup>
Setting time for large frequency change	t <sub>SET1</sub>		om setting NEW tput new frequer		-	-	1.5	ms
Setting time for small frequency change *1	t <sub>SET2</sub>	fre	±500 ppm from or equency that is d tting NEW_FRE	efined by	-	-	100	μs
SSB phase noise*1	F <sub>CN</sub>	$f_{O}$	= 622.08 MHz, f	rom carrier				
			$V_{CC} = 3.3 \text{ V}^{*3}$	100 Hz	-	-76.5	-	dBc/Hz
				1 kHz	-	-103.1	-	
				10 kHz	-	-119.4	-	
				100 kHz	-	-121.3	-	1
				1 MHz	-	-129.1	-	1
				10 MHz	-	-146.8	-	1
			$V_{CC} = 2.5 \text{ V}^{*4}$	100 Hz	-	-75.5	-	
				1 kHz	-	-101.1	-	
				10 kHz	-	-118.9	-	1
				100 kHz	-	-121.3	-	
				1 MHz	-	-129.0	-	
				10 MHz	-	-146.7	-	
RMS phase jitter*1,*4	t <sub>PJ</sub>	fo	= 622.08 MHz, I	ntegration range	: 12 kHz – 20	0 MHz (OC-4	18)	
			$V_{CC} = 3.3 \text{ V}^{*3}$		-	0.3	-	ps
			$V_{CC} = 2.5 \text{ V}^{4}$		-	0.3	-	ps
		fo	= 622.08 MHz, I	ntegration range	: 20 kHz – 50	0 MHz	l	
			$V_{CC} = 3.3 \text{ V}^{*3}$	<u> </u>	-	0.3	-	ps
			$V_{CC} = 2.5 \text{ V}^{*4}$		-	0.3	-	ps
		fo	ı	ntegration range	: 50 kHz – 80		92)	<u> </u>
			$V_{CC} = 3.3 \text{ V}^{*3}$		-	0.3	-	ps
			$V_{CC} = 2.5 \text{ V}^{*4}$		-	0.3	-	ps
	•		•				<u> </u>	

Note 1: Guaranteed by design, characterization, and/or simulation only and not production tested.


Note 2: The aging in the frequency tolerance is from environmental tests results to the expectation of the amount of the frequency variation. This doesn't guarantee the product life cycle.


Note 3:  $f_{XTAL}$  = 114.144 MHz, Ta = +25 °C,  $V_{CC}$  = 3.3 V,  $V_{C}$  = 1.65 V, KV = 0x0. Note 4:  $f_{XTAL}$  = 114.144 MHz, Ta = +25 °C,  $V_{CC}$  = 2.5 V,  $V_{C}$  = 1.25 V, KV = 0x0.

Note 5: The output clock may contain spurious that depends on the settings of fo, f<sub>XTAL</sub>, PLL and output divider. The RMS jitter may be worse, if the spurious is in integration range of RMS jitter. For more information, please contact us.



**Frequency Change Time** 







**Phase Noise Test Circuit** 

Table 5.4. Serial Interface

VCC — <b>3.3</b>	0,0	OO .	± 070, 011D	_ U V, IU	. •	
Item	Symbol	Conditions	Min.	Тур.	Max.	Units
SCL clock frequency	f <sub>SCL</sub>	-	-	-	400	kHz
Hold time (repeated) START condition, After this period, the first clock pulse is generated.	t <sub>HD;STA</sub>	-	0.6	-	-	μs
Low period of the SCL clock	t <sub>LOW</sub>	-	1.3	-	-	μs
High period of the SCL clock	t <sub>HIGH</sub>	-	0.6	-	-	μs
Set up time for a repeated START condition	t <sub>SU;STA</sub>	-	0.6	-	•	μs
Input data hold time	t <sub>HD;DAT</sub>	-	0	-	-	μs
Output data set-up time	t <sub>SU;DAT</sub>	-	100	-	-	ns
Rise time of both SDA and SCL signals 1	t <sub>r</sub>	-	-	-	300	ns
Fall time of both SDA and SCL signals	t <sub>f</sub>	-	-	-	300	ns
Set up time for STOP condition	t <sub>SU;STO</sub>	-	0.6	-	-	μs
Bus free time between a STOP and START condition	t <sub>BUF</sub>	-	1.3	-	-	μs
Data valid time	t <sub>VD:DAT</sub>	-	-	-	0.9	μs
Data valid acknowledge time	t <sub>VD;ACK</sub>	-	-	-	0.9	μs
Note 1: Guaranteed by design, characterization	n, and/or sin	nulation only	and not product	ion tested.		•





**Serial Interface** 

### 5.4. VCXO Control Voltage Input (V<sub>C</sub>)

Table 5.5. VCXO Control Voltage Input (V<sub>c</sub>) Characteristics (1)

 $V_{CC}$  = 3.3 V ± 10% or 2.5 V ± 5%, GND = 0 V, Ta = -40 ~ +85 °C

Item	Symbol	Conditions	Min.	Тур.	Max.	Units
Control voltage tuning range	Vc	-	0	ı	Vcc	V
V <sub>C</sub> input resistance	R <sub>IN</sub>	DC Level	5	1	-	ΜΩ
Nominal Control Voltage	$VC_{NOM}$	$V_{CC} = 3.3 \text{ V} \pm 10\%$	-	1.65	-	V
		V <sub>CC</sub> = 2.5 V ± 5%	-	1.25	-	
Frequency Change Polarity		-	P	ositive slop	ре	-

Table 5.6. VCXO Control Voltage Input (V<sub>c</sub>) Characteristics (2)

Item	Symbol		Condi	tions	Min.	Тур.	Max	Units		
Control voltage linearity	f_lin	BSL $V_{CC} = 3.3 \text{ V}, V_{C} = 0.3 \text{ V} \sim 3.0 \text{ V}$			-	-	±10	%		
			V <sub>CC</sub> = 2.5 V, \	/ <sub>C</sub> = 0.25 V ~ 2.25 V	1	ı	±10			
Modulation bandwidth	BW	±3 dB, r	eference input	: 1 kHz	10	-	-	kHz		
Absolute pull range *1	APR	$V_{CC} = 3$ .	.3 V,	KV Register						
			3 V ~ 3.0 V, 14.144 MHz	0x0	±180	1	•	ppm		
		TAIAL — TT II. TT TVII IZ	I A IAL - I	INIAL -	1 1.1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0x1	±164	-	-	
				0x2	±148	ı	•			
				0x3	±132	ı	•			
				0x4	±116	1	-			
				0x5	±99	-	-			
				0x6	±83	-	-			
				0x7	±67	-	-			
					0x8	±51	ı	•		
					0x9	±35	-	-		
						0xA	±19	ı	ı	
				0xB	±3	ı	•			
		$V_{CC} = 2$ .		KV Register						
			25 V ~ 2.25 V, 14.144 MHz	0x0	±183	-	-	ppm		
		IXIAL — I	1 1.1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0x1	±166	-	-			
				0x2	±150	ı	ı			
				0x3	±134	1	•			
				0x4	±118	-	-			
				0x5	±102	ı	ı			
				0x6	±86	ı	ı			
				0x7	±69	-	-			
				0x8	±54	-	-			
				0x9	±38	-	-			
			0xA	±22	-	-				
				0xB	±6	-	-			

#### 5.5. **LVPECL**


Table 5.7. LVPECL

 $V_{CC}$  = 3.3 V ± 10% or 2.5 V ± 5%, GND = 0 V, Ta = -40 ~ +85 °C


Item	Symbol	Conditions	Min.	Тур.	Max	Units
Output load condition	L_PECL	Outputs terminated with 50 Ω	to V <sub>CC</sub> – 2.0 V			-
Rise time <sup>*1</sup>	t <sub>R</sub>	-	-	-	400	ps
Fall time <sup>*1</sup>	t <sub>F</sub>	-	-	-	400	ps
Symmetry*1 (duty cycle)	SYM	-	45	50	55	%
High level output voltage	V <sub>OH</sub>	-	V <sub>CC</sub> - 1.025	$V_{CC} - 0.95$	-	V
Low level output voltage	$V_{OL}$	-	-	$V_{CC} - 1.7$	V <sub>CC</sub> – 1.62	٧
OE disable delay time*1	t <sub>PXZ</sub>	-	-	-	100	ns
OE enable delay time <sup>*1</sup>	t <sub>pZX</sub>	-	-	-	10	μs

Note: OUT and OUTN are not used as single end.


Note 1: Guaranteed by design, characterization, and/or simulation only and not production tested.




Output Rise/Fall Time, Symmetry (duty cycle)



**Output AC Test Circuit** 



**OE function (Active High)** 



**OE function (Active Low)** 


#### 5.6. Startup


Table 5.8. Startup

 $V_{CC}$  = 3.3 V ± 10% or 2.5 V ± 5%, GND = 0 V, Ta = -40 ~ +85 °C

Item	Symbol	Conditions	Min.	Typ.	Max	Units
V <sub>CC</sub> ramp rate <sup>*1</sup>	R <sub>VCC</sub>	V <sub>CC</sub> from 0 V to V <sub>CC MIN</sub> .	5 x 10 <sup>-6</sup>	-	3	s
Startup time*2	t_str	-	-	-	5	ms
I <sup>2</sup> C I/F enable time <sup>*2</sup>	t <sub>I2CEN</sub>	-	-	-	5	ms

Note 1: V<sub>CC</sub> ramp must be monotonic. Note 2: Guaranteed by design, characterization, and/or simulation only and not production tested.





**Start-Up Time** 

#### 6. Functions

#### 6.1. Overview

The VG7050EAN has a VCXO, PLL and output buffer unit. The VCXO unit is composed of a fundamental mode crystal that generates stable reference clock for PLL. Kv of VCXO can be programmed via I<sup>2</sup>C interface. For best phase noise performance, Kv can be selected the lowest setting that meets the requirements of the application. The output frequency is determined by the feedback divider and the output divider. The feedback divider can offer not only integer setting that achieves lower jitter, but also fractional setting that provides frequency in ppb resolution.

The device's default output frequency and Kv are set at the factory and can be reprogrammed via I<sup>2</sup>C bus. Once the device is powered down, it will return to its factory-set default setting.

#### 6.2. Setting of the Kv

The VG7050EAN has Voltage Control function in its crystal oscillation circuit. The Kv value, pull range sensitivity of the  $V_{\mathbb{C}}$  function, is the factory default value when the device is powered on. It can be reprogrammed by setting the KV.KV register through  $I^2C$  bus.

Register	Setting	Kv *
KV.KV	0xC ~ 0xF	Forbidden
	0xB	Min
	0x0	Max

Table 6.1. Setting of the Kv

#### 6.3. Setting of the Output Frequency

#### 6.3.1. Calculation of the Frequency Setting

The output frequency ( $f_O$ ) is determined by the VCO frequency ( $f_{VCO}$ ) and the output divider (ODIV). This is shown:

$$f_O = \frac{f_{VCO}}{ODIV} \tag{1}$$

The VCO frequency must be from 2.55 GHz to 3.20 GHz. Base on the relation between this limit and the formula (1), ODIV is calculated from the  $f_0$  as shown in Table 6.2.

The VCO frequency is determined by the reference frequency ( $f_{REF}$ ) from the VCXO and the feedback divider (N). The feedback divider (N) consists of both a 6-bit integer portion ( $N_{INT}$ ) and a 24-bit fractional portion ( $N_{FRAC}$ ) and provides the means for high-resolution frequency generation. The VCO frequency is calculated by:

$$f_{VCO} = f_{REF} \times N$$

$$= f_{REF} \times \left( N_{INT} + \frac{N_{FRAC}}{2^{24}} \right)$$
(2)

<sup>\*</sup>Please refer to the Kv values for the Table 5.6

Table 6.2.	fo and ODIV
------------	-------------

f <sub>O</sub> [MHz]	ODIV	ODIV.ODIV register setting
50 ~ 57	56	0xF
53 ~ 67	48	0xE
64 ~ 80	40	0xD
80 ~ 100	32	0xC
91 ~ 114	28	0xB
106 ~ 133	24	0xA
128 ~ 160	20	0x9
159 ~ 200	16	0x8
182 ~ 229	14	0x7
213 ~ 267	12	0x6
255 ~ 320	10	0x5
319 ~ 400	8	0x4
364 ~ 457	7	0x3
425 ~ 533	6	0x2
510 ~ 640	5	0x1
638 ~ 800	4	0x0

The output frequency (f<sub>O</sub>) is shown:

$$f_{O} = \frac{f_{VCO}}{ODIV}$$

$$= f_{REF} \frac{\left(N_{INT} + \frac{N_{FRAC}}{2^{24}}\right)}{ODIV}$$
(3)

For example if the reference frequency ( $f_{REF}$ ) is 114.144 MHz and the output frequency is 120MHz, ODIV is fixed to "24" from the Table 6.2. The setting of N,  $N_{INT}$ ,  $N_{FRAC}$  is calculated:

$$N = N_{INT} + \frac{N_{FRAC}}{2^{24}} = \frac{f_{OUT} \times ODIV}{f_{REF}} = \frac{120.0 \times 10^6 \times 24}{114.1444444 \times 10^6} = 25.231188535690308$$

$$N_{INT} = floor(N) = floor(25.231188535690308) = 25$$

$$(5)$$

$$N_{FRAC} = (N - N_{int}) \times 2^{24} = (25.231188535690308 - 25) \times 2^{24}$$
  
= 0.231188535690308 × 2<sup>24</sup>  
 $\cong 3878700 = 0x3B2F2C$ 

Depending on the fo, the ODIV may become two values.

For example if the fo is 380 MHz, ODIV can be 7 or 8. Even if either of the ODIV values is selected, the same fo can be gained by setting NINT and NFRAC but phase noise included in the output signal become different. Please evaluate the performances fully in your actual usage environment and select the ODIV.

 $N_{\text{FRAC}}$  is a 24-bit value. By setting 6 bit of  $N_{\text{INT}}$  and 20 bit of  $N_{\text{INT}}$  frequency resolution is 10 ppb order. The lower 4 bit of the rest of the  $N_{\text{FRAC}}$  corresponds to the setting of the frequency in 1ppb order. By setting these values, the output frequency is changed very small, but the spurious of the output signal may change significantly. Please evaluate the performances fully in your actual usage environment and fix the lower 4 bit of the  $N_{\text{FRAC}}$ .

(4)

(6)

#### 6.3.2. Reconfiguring Frequency Setting

The VG7050EAN has a "user register" and a "PLL register". The user register stores ODIV, NINT and NFRAC. It can be reprogrammed at any time when I<sup>2</sup>C bus is available. The PLL register is connected directly to the PLL. When the device is powered on, the default value programmed in the non-volatile memory is automatically fetched to the user register, and the PLL register is updated with it.

The PLL register is also updated with the user register, by writing PLL\_CTRL.NEW\_FREQ or PLL\_CTRL.SML\_CHG register. This flow is shown in Figure 6.1.




Figure 6.1. Reconfiguring Frequency Setting

First, ODIV, NINT, and NFRAC in the user register need to be changed. For details of the user register please refer to the chapter 6.

Next by writing 1 in the PLL\_CTRL.NEW\_FREQ register or PLL\_CTRL.SML\_CHG register, frequency setting can be forwarded from the user register to the PLL register. As a result, output signal of frequency ( $f_0$ ) is updated. Difference between the PLL\_NEW\_FREQ register and the PLL\_SML\_CHG is shown in Table 6.3

Table 6.3. Updating the frequency setting

No	Register	PLL calibration	Output signal	Frequency pull range
1	PLL_CTRL.NEW_FREQ	Υ	Momentarily stopped and start over	50 MHz to 800 MHz
			after PLL is optimized	
2	PLL_CTRL.SML_CHG	N	Continuous output	Within the ±500 ppm window

As 1 is written in the PLL\_CTRL.NEW\_FREQ register, the output clock is momentarily stops and PLL is calibrated to new output frequency. After the calibration, output clock starts at any arbitrary point during a clock cycle. This method has no limitation in frequency change range and provides lower jitter. This also establishes a new center frequency. Circuitry receiving a clock from the VG7050EAN that is sensitive to glitches or runt pulses may have to be reset once this process is complete.

For output clock frequency changes less than ±500 ppm from the center frequency configuration, PLL\_CTRL.SML\_CHG register is available. By writing this register as 1, NINT and NFRAC in the user register are transferred to PLL register and the output frequency is updated without interruption to the output clock. Since the PLL is not calibrated, jitter might be increased. It is not guaranteed that the output frequency is in the frequency range defined by the old and new output frequency.




Figure 6.2. VCO frequency range

#### 6.4. I<sup>2</sup>C interface

#### 6.4.1. Connection of I<sup>2</sup>C Bus

The VG7050EAN can be used as a slave device of I<sup>2</sup>C bus. The I<sup>2</sup>C bus is composed of serial data line (SDA) and serial clock (SCL). The lines need to be both pulled up by external resistors. Electric level of the pull up resistor need to be above the Vcc so these are recommended to be pulled up to the Vcc. Also slave address of the slave devices on the I<sup>2</sup>C bus must be unique.




Figure 6.3. Connection of I<sup>2</sup>C bus

#### 6.4.2. I<sup>2</sup>C Bus Protocols Supported by the VG7050EAN

I2C bus protocols that can be supported by the VG7050EAN are shown in the below Table 6.4.

Table 6.4. I<sup>2</sup>C bus protocols supported by the VG7050EAN

Feature	VG7050EAN
START condition	✓
STOP condition	✓
Acknowledge	✓
Clock stretching	n/a
7-bit slave address	✓
10-bit slave address	n/a
General Call address	n/a
Software Reset	n/a
Device ID	n/a

n/a = not applicable

#### 6.4.3. START Condition and STOP Condition

Data communication on the I<sup>2</sup>C bus starts by START condition (S). The START condition means that SDA changes from "H" to "L" when SCL is at "H". When the START condition occurs, I<sup>2</sup>C bus becomes busy.

Data communication on the  $I^2C$  bus can be terminated by STOP condition (P). The STOP condition means that SDA changes from "L" to "H" when SCL is at "H". When the STOP condition occurs,  $I^2C$  bus becomes free.

When  $I^2C$  bus is busy, instead of STOP condition START condition can be generated, which is called repeated START condition (Sr). The  $I^2C$  bus maintains busy status. If the START or repeated START condition is received,  $I^2C$  interface circuit of the VG7050EAN is always reset, even if these START conditions are not positioned according to the proper format.




Figure 6.4. START and STOP condition

#### 6.4.4. Byte Format and ACK/NACK

Data transmission and reception on  $I^2C$  is done in a unit of 8 bit = 1 byte. Each byte is followed by acknowledge bit. Data is transmitted by MSB first. Including acknowledge bit all SCL pulses are generated by Master.

The Acknowledge signal (ACK: A) is defined as follows: the transmitter (master transmitter or slave transmitter) releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line "L" and it remains stable "L" during the "H" period of this clock pulse. When SDA remains "H" during this ninth clock pulse, this is defined as the Not Acknowledge signal (NACK:  $\overline{A}$ ).

#### 6.4.5. Read/Write to Register

Procedure of Read/Write to register is shown in the below Figure 6.5. The VG7050EAN can Read/Write single or multi byte data. The VG7050EAN slave address is able to be specified by the customer. It will be programmed to non-volatile memory at our factory.




Figure 6.5. Read/Write from/to register by I<sup>2</sup>C bus

# 7. Registers

# 7.1. List of registers

A -l -l	Register				В	Bit						
Address	name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
0x00	P_CODE0		0x46 (Ascii 'F', Read Only)									
0x01	P_CODE1		0x41 (Ascii 'A', Read Only)									
0x02	REV				0x01 (Re	ead Only)						
0x03	ID_CODE0				0x01 (Re	ead Only)						
0x04	ID_CODE1	-			I	D (Read Only	<b>'</b> )					
0x10	ODIV	-	-	-	-		00	DIV				
0x11	NINT	-	-			NII	NT					
0x12	NFRAC_H				NFR	AC_H						
0x13	NFRAC_M				NFR/	AC_M						
0x14	NFRAC_L				NFR	AC_L						
0x15	PLL_CTRL0	OE_REG	-	-	-	VCTUNE_D IS	NEW_FRE Q	SML_CHG	NVM_RES TORE			
0x50	PLL_CTRL1	OE_REG	-	-	-	VCTUNE_D IS	NEW_FRE Q	SML_CHG	NVM_RES TORE			
0x5A	KV	-	-	-	- KV							

Note: Please do not write values in the addresses that are not mentioned in this list. Please write 0 in the bit that is not defined.

## 7.2. Product Code 0 Register

A ddroop	Register		Bit								
Address	name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
0x00	P_CODE0		P_CODE								
-	Туре				R	<b>O</b>					
Default		0	1	0	0	0	1	1	0		

Bit	Name	Function
7:0	P_CODE	Product code (0x46) Ascii Code 'F'

#### 7.3. Product Code 1 Register

Address	Register		Bit							
Address	name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
0x01	P_CODE1		P_CODE							
-	Туре				R	/O				
Default		0	1	0	0	0	0	0	1	

Bit	Name	Function
7:0	P_CODE	Product code (0x41) Ascii Code 'A'

## 7.4. Revision Code Register

۸ ما ما بر م م م	Register		Bit							
Address	name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
0x02	REV		REV							
-	Туре				R	<b>O</b>				
Default		0	0	0	0	0	0	0	1	

I	Bit	Name	Function
	7:0	REV	Revision code 0x01

## 7.5. ID Code 0 Register

A ddroop	Register		Bit							
Address	name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
0x03	ID_CODE0		ID							
-	Туре				R	/O				
Default		0	0	0	0	0	0	0	1	

Bit	Name	Function
7:0	ID	ID code 0x01

# 7.6. ID Code 1 Register

Address	Register		Bit							
Address	name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
0x04	ID_CODE1	-	ID							
	Туре	-	R/O							
Default -					Depe	nd on the pr	oduct			

Bit	Name	Function
7	Reserved	Always read as 0.
6:0	ID	ID code Lower 7 bit value of the parameter designator (SM18xxxx)

# 7.7. ODIV Register

۸ ما ما بروه ه	Register	Bit								
Address	name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
0x10	ODIV	-	-	-	-	ODIV				
Type		-	-	-	-	R/W				
Default		-	-	-	-	NVM				

Bit	Name		Function								
7:4	Reserved	Please write 0 at	Please write 0 at all the times.								
3:0	ODIV	Division ratio of	Division ratio of output divider								
		0x0: 4	0x4: 8	0x8: 16	0xC: 32						
		0x1: 5	0x5: 10	0x9: 20	0xD: 40						
		0x2: 6	0x6: 12	0xA: 24	0xE: 48						
		0x3: 7	0x7: 14	0xB: 28	0xF: 56						

# 7.8. NINT Register

A ddroop	Register	Bit							
Address	name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0x11	NINT	-	-	NINT					
	Туре		-	R/W					
D	efault	-	-			N\	/M		

Bit	Name				Function					
7:6	Reserved	Please write (	ase write 0 at all the times.							
5:0	NINT	Integer portion	on of the	feedback divi	der (N <sub>INT</sub> )					
			Setting		Description					
		0x00 ~	0x11,	0d ~ 17d	This setting shall not be configured					
		0x12		18d	N <sub>INT</sub> = 18					
		0x20		32d	$N_{INT} = 32$					
		0x21 ~	0x3F	33d ~ 63d	This setting shall not be configured					

# 7.9. NFRAC Register

۸ ما ما سه م م	Register Name		Bit								
Address		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
0x12	NFRAC_H		NFRAC[23:16]								
0x13	NFRAC_M		NFRAC[15:8]								
0x14	NFRAC_L				NFRA	C[7:0]					
	Туре		R/W								
	)efault				N\	/M					

Bit	Name	Function
7:0	NFRAC[23:16] NFRAC[15:8] NFRAC[7:0]	Fractional portion of the feedback divider (N <sub>FRAC</sub> )  E.g. Setting in case N <sub>FRAC</sub> is 0x123456  NFRAC_H = 0x12  NFRAC_M = 0x34  NFRAC_L = 0x56

## 7.10. PLL Control Register

A ddroop	Register		Bit								
Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
0x15 0x50	PLL_CTRL0 PLL_CTRL1	OE_REG	-	-	-	VCTUNE_ DIS	NEW_FR EQ	SML_CH G	NVM_RE STORE		
	Type		-	-	-	R/W	R/W	R/W	R/W		
Default		0	-	-	-	0	0	0	0		

PLL\_CTRL0 and PLL\_CTRL1 is an address shared register.


Bit	Name			Function						
7	OE_REG	Output enable registe LVPECL output bu below table.		en OE pin or this i	register is set as	1/High as shown				
			LVPECL output buffer							
			OE pin (Active High) status OE pin (Active Low) status							
			H or Open	L	Н	L or Open				
		OE_REG 1	Enable	Enable	Enable	Enable				
		value 0	Enable	Disable	Disable	Enable				
6:4	Reserved	Please write 0 at all the	times.							
3	VCTUNE_DIS		VC function (VCXO) 0: VC function is valid 1: VC function is invalid							
2	NEW_FREQ	By writing 1, frequence and output frequence change of the output	New frequency applied  By writing 1, frequency setting configured in user register is forwarded to PLL register and output frequency is updated accordingly. This bit is automatically cleared once change of the output frequency and PLL calibration is completed.  Note: Please refer to the item 6.3.2 for details of frequency change by this bit.							
1	SML_CHG	New frequency applie  By writing 1, frequench and output frequench change of the output	ency setting confincy is updated acout frequency is de	gured in user reg cordingly. This bit one.	is automatically	cleared once				
0	NVM_RESTORE		alt value of user re automatically clear r is not updated o er and the PLL reg to PLL_CTRL regi	ried once the reg nly by writing to t ister (= output fre	ister restore is do his bit. In order to equency) at the sa	one. o initialize the ame time, please				


# 7.11. KV Register

۸ ماماسم م	Register	Bit								
Address	name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
0x5A	KV	-	-	-	-	KV				
	Type		-	-	-	R/W				
Default		-	-	-	-	NVM				

Bit	Name	Function
7:4	Reserved	Please write 0 at all the times.
3:0	KV	Kv setting of VCXO  Please refer to electrical characteristics spec (Table 5.6) for relation between setting and KV.


## 8. Dimensions





No	Pin Name
#1	Vc
#2	0E
#3	GND
#4	OUT
#5	OUTN
#6	Vcc
#7	SDA
#8	SCL


# 9. Device Marking



 The above marking layout shows only marking contents and their approximate position, not actual font, size and exact position.

# 10. Soldering Pattern

Example of patterning design indicated as follows. In an actual design, please consider mounting density, the reliability of soldering, etc. and check whether performance is optimal.



#### 11. Application Note

This device contains a crystal resonator, so please do not expose to excessive shock or vibration.
 The internal crystal resonator might be damaged in case that too much shock or vibration is produced mechanically. Be sure to check your machine condition in advance.

- 2. This device is made with C-MOS IC. Please take necessary precautions to prevent damage due to electrostatic discharge.
- 3. We recommend to use and store under room temperature and normal humidity to secure frequency accuracy and prevent moisture.
- 4. We will announce the discontinuance and switch to our successor before six months or more.
- 5. Recommendation reflow times are less than 3 times.

When there was a soldering error, please do alteration with a soldering iron. In this case, the iron ahead is equal to or less than +350 °C and asks within 5 s.

In case that this device is reflow soldered on the back side of your circuit board, please carefully verify the device is properly secured to prevent coming detached from card.

#### Soldering method

Soldering method	Good or No good
Reflow soldering (top side)	Good
Reflow soldering (back side)	Please carefully verify the device is properly secured to prevent coming detached from card.
Solder pot (static solder pot/flow solder pot)	No good
Iron soldering	Good


- 6. Ultrasonic cleaning can be used on this product, however, since the oscillator might be damaged under some conditions, please exercise caution in advance.
- 7. Protection against periodically mechanical vibration

While there is any given shock or mechanical vibration periodically to crystal products, such as, a cooling fan, a piezo sounder, a piezo buzzer, and a speaker to crystal products, output frequency and amplitude can be changed. Especially the quality of telecommunication equipment could be affected by this phenomenon. Although Epson's crystal products are designed to minimize the effect of mechanical vibration, we recommend checking them in advance.


8. The metal part of the surface (metal cap) is connected to GND #3 pin. Please take necessary precautions to prevent short circuit to GND by contact with the metal cap.



Side leads as shown below are connected to IC internally. Therefore be careful for short or a fall of insulation resistance.



- 10. V<sub>CC</sub> and GND pattern shall be as large as possible so that high frequency impedance shall be small.
- 11. Seiko Epson doesn't recommend to power on from intermediate electric voltage or extreme fast power on. Those powering conditions may cause no oscillation or abnormal oscillation.
- 12. Please design the output lines by characteristic impedance 50 Ω and try to make the output lines as short as possible. A long output line may cause irregular output. Other high level signal lines may cause incorrect operation, so please do not place high-level signal line close to this device.
- 13. If OE (Active High), SDA or SCL pin is not used, please connect them to V<sub>CC</sub>. In order to suppress surge, resister may be used for OE pin.
- 14. If output pin is connected to the ground when supply voltage is applied to product, the internal elements can be destroyed. So please use the products that always have connection with load resistance.
- 15. As with any high speed analog circuitry, the power supply pins for VG7050EAN are vulnerable to noise. In order to achieve optimum jitter performance, the 0.1 μF and 10 μF capacitor as shown below is required. These capacitors should be placed as close to Vcc (#3 pin) as possible. It is also recommended that the capacitors are placed on the device side of the PCB. To achieve best performance, it is recommended to place the filter composing devices. Please see next page.





#### ■ Example of VG7050EAN schematic layout

This figure shows an example of this product's application schematic.

As with any high speed analog circuitry, the power supply pins for VG7050EAN are vulnerable to noise. In order to achieve optimum jitter performance, power isolation with filter device is required for power supply pins.

In order to achieve best performance of the power isolation filter, it is recommended that the filter composing devices is placed on the device side of the PCB as close to the power pins as possible. The component value of this filter is just an example, it may have to be adjusted.





# **Application Manual**

#### **AMERICA**

EPSON ELECTRONICS AMERICA, INC.

**HEADQUARTER** 214 Devcon Drive, San Jose, CA 95112, U.S.A.

Phone: (1) 800-228-3964 FAX: (1) 408-922-0238

Chicago Office 1827 Walden Office Square. Suite 520 Schaumburg, IL 60173, U.S.A.

Phone: (1) 847-925-8350 Fax: (1) 847-925-8965

1960 E. Grand Ave., 2nd Floor, El Segundo, CA 90245, U.S.A. Phone: (1) 800-249-7730 (Toll free) : (1) 310-955-5300 (Main) El Segundo Office

Fax: (1) 310-955-5400

#### **EUROPE**

**EPSON EUROPE ELECTRONICS GmbH** 

HEADQUARTER

Riesstrasse 15, 80992 Munich, Germany Phone: (49)-(0) 89-14005-0 Fax: (49)-(0) 89-14005-110

http://www.epson-electronics.de

#### **ASIA**

EPSON (China) CO., LTD.

7F, Jinbao Building No.89 Jinbao Street Dongcheng District, Beijing 100005, China Phone: (86) 10-8522-1199 Fax: (86) 10-8522-1120

Shanghai Branch

http://www.epson.com.cn/ed/ 7F, Block B, High-Tech Building, 900 Yishan Road, Shanghai 200233, China

Phone: (86) 21-5423-5577 Fax: (86) 21-5423-4677 12F, Dawning Mansion, Keji South 12th Road, Hi-Tech Park, Shenzhen 518057, China Phone: (86) 755-2699-3828 Fax: (86) 755-2699-3838 Shenzhen Branch

EPSON HONG KONG LTD.

Unit 715-723 7/F Trade Square, 681 Cheung Sha Wan Road, Kowloon, Hong Kong Phone: (86) 755-2699-3828 (Shenzhen Branch) Fax: (86) 755-2699-3838 (Shenzhen Branch)

**EPSON TAIWAN TECHNOLOGY & TRADING LTD.** 

14F, No.7, Song Ren Road, Taipei 110 Phone: (886) 2-8786-6688 Fax: (886) 2-8786-6660 http://www.epson.com.tw/ElectronicComponent

**EPSON SINGAPORE PTE. LTD.** 

No 1 HarbourFront Place, #03-02 HarbourFront Tower One, Singapore 098633. Phone: (65) 6586-5500 Fax: (65) 6271-3182

oson singapore/electronic devices/electronic devices.page

SEIKO EPSON CORPORATION KOREA Office
5F (63Bldg., Yoido-dong) 50, 63-ro, Yeongdeungpo-gu, Seoul 150-763 Korea
Phone: (82) 2-784-6027 Fax: (82) 2-767-3677

http://www.epson-device.co.kr

#### SEIKO EPSON CORPORATION

**Distributor** 

Electronic devices information on WWW server

http://www5.epsondevice.com/en/quartz/index.html